

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO).	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/036,831		12/21/2001	Stanley J. Goldman	TI-29513	4937	
23494	7590	01/25/2005		EXAMINER		
		MENTS INCORPOR	CHOW, CHARLES CHIANG			
	P O BOX 655474, M/S 3999 DALLAS, TX 75265			ART UNIT	PAPER NUMBER	
				2685		
				DATE MAILED: 01/25/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

0							
-		Application No.	Applicant(s)				
		10/036,831	GOLDMAN, STANLEY J.				
	Office Action Summary	Examiner	Art Unit				
		Charles Chow	2685				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHO THE N - Exten after s - If the - If NO - Failur Any re	DRTENED STATUTORY PERIOD FOR REPLINATION OF THIS COMMUNICATION. Sions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a replination of the reply within the set or extended period for reply will, by statute apply received by the Office later than three months after the mailing digital patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tin by within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on 27 S	eptember 2004.					
2a)⊠	This action is FINAL . 2b) ☐ This	s action is non-final.					
3)	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
4)⊠	4)⊠ Claim(s) 1-16 is/are pending in the application.						
-	4a) Of the above claim(s) is/are withdrawn from consideration.						
	S) Claim(s) is/are allowed.						
6)⊠	☑ Claim(s) <u>1-6, 8, 10-11, 14-15</u> is/are rejected.						
7)⊠	Claim(s) <u>7,9,12,13 and 16</u> is/are objected to.						
8)□	Claim(s) are subject to restriction and/o	or election requirement.					
Application	on Papers						
9)□ -	The specification is objected to by the Examine	er.					
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) 🔲 -	The oath or declaration is objected to by the Ex	xaminer. Note the attached Office	Action or form PTO-152.				
Priority u	nder 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment			·				
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da					
3) Inform Paper	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	_	ratent Application (PTO-152)				
S. Patent and To	ndomody Office	-					

U.S. Patent and Trademark Onic PTOL-326 (Rev. 1-04)

Art Unit: 2685

Detailed Action (for Amendment Received on 9/27/2004)

- Withdraw the objection to abstract, because applicant has corrected the abstract with less words, in the amendment.
- 2. Withdraw the objection to drawing, Fig. 7, because applicant has corrected the label from "course" loop to "coarse" loop, in the amendement.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as setforth insection 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-3, 5-6, 8, 10, 14-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Birleson (US 6,163,684) in view of Fujii(Us 6,396,330B1). Regarding claim 1, Birleson teaches a multi-loop frequency synthesizer (PLL2-22, PLL3-23, PLL4-24 in 20, Fig. 1-2, col. 3, line 30 to col. 5, line 47) comprising an input terminal (reference input of 5.25 MHz to 20 and 123, Fig. 1) for receiving an input reference signal having a frequency fr (5.25 MHz), a fine tune phase locked loop (PLL4-24, Fig. 2) coupled to the input terminal (terminal connection for 2.625 MHz through 20 and reference 5.25 MHz divided by 2 in 123 Fig. 1) and driven by the input reference signal (5.25 MHz), to output a fine tune signal having a frequency fr*p where p is an integer (fine tuned PLL4-24 having fine step of 62.5 KHz, col. 5, line 14, and a divider P of value of (6 or 7)*N in 233-234, for the equivalent claimed P from applicant. The output frequency of the fine loop PLL 24 is the reference 2.625 MHZ *P, and P is equal to (6 or 7) *N), a coarse tune phase locked loop (PLL3-23,

Art Unit: 2685

Fig. 2) operably coupled to the input terminal (input terminal to 222, Fig. 2) and driven by the input reference signal (5.25 MHz), to output a coarse tune signal having a frequency fr*A (the coarse PLL3-23 tunes to high frequency 1128.75 MHz or low frequency 1034.25 MHz, having step of 94.5 MHz which is the difference between 1128,75 MHz and 1034.25 MHz. The coarse tuned PLL3-23 has output frequency of reference frequency 5.25 MHz multiplied by N, as shown in Fig. 2). Birleson teaches a translation phase locked loop (mixer 212 is connected to a phase locked loop containing phase comparator 214, amplifier 213, VCO2 210, amplifier 211) having a <u>unity multiplication factor</u> (the same unity multiplication factor as the translation loop shown in applicant's 508 in Fig. 8, having no divider or multiplication factor) driving by the fine tune signal (output of 230 from PLL4-24), comprising a mixer (mixer 212, Fig. 2, col. 5, lines 31-33), the mixer is coupled between the coarse tune (212 receives output from 220 of PLL3-23) and the translation PLL (receiving signal from 211 of PLL2-22), wherein the mixer combines the coarse tune signal (output of 220) and a divided down output signal of the fine tune phase locked loop (down converted output from divider 230, divide by 42), and couples the mixed signal (output of mixer 212) into the translation phase locked loop (mixer output is coupled to phase comparator 214 of the phase locked loop), whereby to generate an output signal with a frequency which is proportional to the linear sum of the coarse tune signal and the fine tune signal (output frequency fo at 210 of PLL2-22 is also at output of 211 for mixing with coarse tuned frequency f_{coarse} from coarse PLL3 to produce mixer output fo-f_{coarse}. The mixer's output frequency is equal to the output frequency f_{fine} of fine tune PLL4 at phase comparator 214. Thus, fo- f_{coarse} = f_{fine} ,

Art Unit: 2685

which is fo = f_{coarse}+f_{fine}, the linear sum of the coarse tuned and fine tuned frequencies), where by the low multiplication factor (the PLL2-22 is a translation loop which has unit multiplication factor without utilizing frequency divider) and high bandwidth (94.5 MHz) of the coarse tune loop and the unit multiplication factor of the translation loop reducing the phase noise of the frequency synthesizer (col. 5, lines 41-47, col. 1, lines 61-64, col. 2, lines 23-43, col. 4, lines 63-64).

Birleson fails to teach the Gilbert cell double balanced mixer. However, Fuji teaches the mixer circuit is for the Gilbert cell double balanced mixer with reduced (col. 1, lines 6-8, col. 4, lines 49-52). Fujii teaches an improved mixer circuit having the active Gilbert cell double balance mixer type, with gain for reducing distortion (col. 4, lines 32-52). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify Birleson with Fujii's Gilbert cell double balanced mixer with reduced distortion, such that the mixer could reduce the output signal distortion.

Regarding **claim 2**, Birleson teaches the fine tune PLL(PLL4-24) includes a divide by D element (230) operable to receive the fine tune signal having a frequency fr.p [reference input 2.625 MHz* (6 or 7)*N, p is (6 or 7) *N] where D is an integer (42) and an output of divide by D element also comprising an output of the fine tune PLL and provides a signal frequency proportional to fr.P/D (reference input 2.625 Mhz * (6 or 7)* N/42. where p is (6 or 7)*N, D is 42, which is the fr*P/D)

Regarding **claim 3**, Birleson teaches the fine tune PLL (PLL4-24) includes a divide by Nr element (5.25MHz divide by 2 is 2.625 MHz, where 2 is the value for Nr) operable to receive the input reference signal having a frequency fr (5.25 MHz) and a

Art Unit: 2685

divide by D element (42 in 230) operable to receive the fine tune signal having a frequency fr*p (output of VCO4, 231), and output of the divide by D element also comprising an output of fine tune PLL (output of 230) and provides a signal frequency proportional to fr*P/D*Nr (reference fr of value 5.25 MHz multiplied by p of value (6 or 7) *N, then, divide by D of value 42 and divide by Nr of value 2).

Regarding claim 5, Birleson teaches the D (value of 42) which is greater than Nr (value of 2). Bezzam taught above the A is less than P (col. 5, lines 42-43).

Regarding claim 6, Birleson teaches all the elements of the frequency synthesizer are on a single integrated circuit chip (the coarse and fine tuning are controlled substantially on a single monolithic circuit, col. 8, lines 4-6, col. 7, lines 53-60, col. 7, lines 16-21, col. 7, lines 43-44).

Regarding **claim 8**, Birleson teaches the fine tune and coarse tune PLLs (the fine tuned PLL4-24 and coarse tuned PLL3-23), a phase detector (235, 222) operably coupled to receive the input reference signal (2.625 MHz, 5.25 MHz) having a frequency fr (5.25 MHz) and a divided down feedback signal (output of 234, 223) and to generate a phase detected signal (output of 235, 222). Birleson teaches a loop filter (323, Fig. 3, col. 5, line 66 to col. 6, lines 11-15) coupled to receive the phase detection signal (phase detector 32) and output a tune voltage (input voltage to VCO 33), an oscillator (VCO4, VCO3) operably coupled to receive the tune voltage and generate a signal frequency proportion to the tune voltage, a divider (233, 234, 223) operably coupled between an input of the phase detector (235, 222) and the oscillator output (VCO4, VSO 3) which is the phase locked loop output, and operable to

Art Unit: 2685

generate the divided sown feedback signal, which is a lower frequency signal of the oscillator output.

Regarding claim 10, Birleson teaches a divide by D element (230) coupled between the fine tune output at 231 of PLL4-24) and the translation PLL (PLL2-22), a divide by Nr element (value of 2 in 123, Fig. 1) coupled between the input terminal and the fine tune PLL4-24.

Regarding claim 14, Birleson teaches a method of synthesizing a signal from a low frequency reference signal (5.25 MHz) comprising: providing a fine tune phase locked loop (PLL 24) having an input terminal (input to 235) and a coarse tune phase locked loop (PLL 23) having an input terminal (input to 222), inputting a reference with frequency fr (5.25 MHz) to an input terminal of the fine tune PLL4-24 and a coarse tune PLL3-23, multiplying a frequency fr of the reference signal by a factor P [(6 or 7)*N] in the fine tune PLL(PLL4-24) to generate a fine tune signal, multiplying a frequency fr by a factor A (N in 223) in the coarse tune PLL (PLL3-23) to generate a coarse tune signal, applying the fine tune signal (output of 230) to a translation PLL (PLL2-22) and a mixer (212) summing the coarse tune signal (output of 220) and a divided down output of fine tune signal (output of 230, The summing has the similar structure as applicant Fig. 8-9.) and coupling the mixed signal into the translation PLL (PLL2-22) to generate an output signal having a higher frequency proportional to fr*(P/D*Nr+A) [the equation derivation is noted in Fig. 2 of Birleson for fo-fr*A=fr*P/(Nr*D), so output frequency is fo=fr*(P/(Nr*D)+A) for the proportion].

Art Unit: 2685

Birleson does not clearly teach the Gilbert cell double balanced mixer. However, Fujii teaches the mixer circuit is for the Gilbert cell double balanced mixer with reduced (col. 1, lines 6-8, col. 4, lines 49-52). Fujii teaches an improved mixer circuit for Gibert cell double balance mixer, for reducing distortion (col. 4, lines 32-52). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify Birleson, and to include Fujii's Gilbert cell double balanced mixer with reduced distortion, such that the mixer could reduce the output signal distortion.

Regarding **claim 15**, Birleson teaches the dividing the reference signal by Nr (2.625 MHz = 5.25 MHz/Nr and Nr has value of 2), prior to applying the reference signal to the fine tune PLL (5.25 MHz to 123 to produce reference 2.625 Mhz for fine tune PLL4-24, Fig. 1-2), and dividing the fine tune signal by a factor D (230 of vale 42) prior to applying the fine tune signal (output of 230) to the translation loop PLL2-22.

4. Claims 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Birleson in view of Fujii, as applied to claim 3 above, and further in view of Bezzam et al. (US 6,115,586).

Regarding claim 4, Birleson and Fujii fail to teach P, A, D and NR are programmable. Bezzam et al. (Bezzam) teaches the frequency synthesizer wherein P, A, D and Nr are programmable (col. 5, lines 36-44), for a multiple loop radio frequency synthesizer (abstract, Fig. 506, summary of invention), having PLL 132, 138, 150, and SSB mixer 146, Fig. 6, Fig. 5). Bezzam teaches the improved synthesizer technique of integrating three PLL onto a single chip for reducing the cost

Art Unit: 2685

with minimized phase noise (col. 1, line 62 to col. 2, lines 11). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify Birleson with Bezzam's programmable dividers P, A, D, Nr, such that the multiple synthesizer could be integrated onto a single chip with low phase noise.

5. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Birleson in view of Fujii, as applied to claim 3 above, and further in view of Hirata et al. (US 5,353,311).

Regarding **claim 11**, Birleson fails to teach a frequency modulation circuit coupled to the fine tune phase locked loop whereby the frequency synthesizer outputs a narrow band FM filtered at the translation PLL, providing broader bandwidth into microwave frequency ranges.

Hirata teaches a frequency modulation circuit (DDS 1, Fig. 1, Fig. 6) for generating frequency hopping FM signal from DDS1 to first phase locked loop via S3 (Fig. 1, col. 2, line 56 to col. 3, line 57), and phase locked oscillator 2 has sufficiently narrow loop band to remove spurious signal from the hopping signal S3 (col. 3, lines 52-57). The phase locked oscillator 3, second phase locked oscillator, has loop band for suppressing phase noise of the phase modulated signal ascribable to the VCO (abstract). Hirata teaches the modulated signal by utilizing frequency modulation circuit DDS 1 and PLL 2, 3 with reduced spurious signal and phase noise (col. 1, lines 30-60). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify Birleson with Hirata's frequency modulation circuit

Art Unit: 2685

for synthesizer, such that the modulated signal could have reduced spurious signal and phase noise.

Claim Objection

6. Claims 7, 9, 12-13, 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The prior arts fails to teach the translation phase lock loop comprising a low pass filter coupled of received the mixed signal output of the Gilbert cell mixer and to produce a filtered output, and a loop filter (claim 7); the fine tune and coarse tune PLL comprising a dual modulus prescaler, a swallow divider operable to couple to the dual modulus prescalar (claim 9); the low pass filer is coupled to receive the output of Gilbert cell mixer comprising elements using signa-delta modulation smoothing technique (claim 12).

Regarding claim 13, Birleson and Fujii fail to further disclose a first lock detector coupled to the fine phase locked loop, a second lock detector coupled to the coarse tune phase locked loop, an AND gate coupled to receive the output of the first and second lock detectors, and a sweep circuit, wherein when a lock condition is detected in both the first and second lock detector, the sweep signal is initiated which generates a frequency sweep of the translation loop VOC to establish a translation loop lock condition.

Regarding claim 16, Birleson and Fuji fail to disclose a lock detection, the applying of the fine tune loop phase detector inputs to a fine tune lock detector circuit, the applying of the coarse tune loop detector inputs to a coarse tune lock detector circuit,

Art Unit: 2685

a sweep operation, the applying one-shot circuit generate a pulse to initiate a sweep circuit associated with a loop filter of the translation loop, generating a ramp waveform within the sweep circuit, applying the sweep ramp waveform to a VCO of the translation loop, although Keelty (US 4,072,905 in below) teaches the AND gate (Fig. 5) for detecting the lock of PLL1 (30) and PLL2 (32) for initiating the stopping of the scanning in synthesizer 36 (col. 2, lines 37-57), applying the PLL30 detector circuit (LD in 30, Fig. 5, col. 2, lines 10-56), and PLL32 lock detector circuit (LD in 32), applying both detector circuit outputs to an AND gate (22 in Fig. 1, AND gate in Fig. 5), logically AND both lock detector outputs to indicate when both have achieved lock, to stop scanning in synthesizer 36 when both PLL1 and PLL are locked.

Response to Arguments

7. Applicant's arguments filed 9/23/2004 have been fully considered but they are not persuasive.

Regarding applicant's argument for the <u>no teachings</u> from the references for the <u>structure</u> in claim 1; the <u>no unity multiplication factor</u> for the translation loop; the <u>Gilbert cell</u>, Birleson does teach the structure as shown in Fig. 2 which is equivalent to applicant's claimed structure in claim 1, for a multi-loop frequency synthesizer having a **fine phase locked loop 23** having output frequency of reference frequency*(N*(6 or 7)), a coarse phase locked loop 23 with output frequency of reference frequency *N, a translation phase locked loop (mixer 212 is connected to a phase locked loop containing phase comparator 214, amplifier 213, VCO2 210,

Art Unit: 2685

amplifier 211, which is equivalent to 508 translation loop in applicant's Fig. 8) having a unity multiplication factor (the same unity multiplication factor as the translation loop in applicant's 508 in Fig. 8, having no frequency divider, no frequency multiplier, for the function of unit multiplication factor for the frequency translation). Birleson teaches the mixer 212, Fujii teaches a mixer with gain and reducing the output signal distortion from Gibert cell mixer (col. 4, lines 32-52). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify Birleson with Fujii's active mixer of the Gilbert cell type, such that the mixer could reduce the output signal distortion and having a mixer conversion gain.

8. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Conclusion

Application/Control Number: 10/036,831 Page 12

Art Unit: 2685

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Charles Chow whose telephone number is (703)-306-5615. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Edward Urban, can be reached at (703)-305-4385. Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to: (703) 872-9306 (for Technology Center 2600 only). Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive,

Arlington, VA, Sixth Floor (Receptionist). Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

Charles Chow C. C.

January 7, 2005.